8x1 MUX with Functional coverage,Verilog Testbench

    Design is 8x1 multiplexer which is combinational circuit also called universal circuit because by using multiplexer we can design any combinational circuits.

    DUT PORTS:

        input 8 bits

        select line 3 bits

        output 1 bit

 

Verilog code for 8x1 Multiplexer




 

 

 

 

 

 

 

 

 

 

 

 

 

Verilog TB with Functional Coverage



 

 Link for code : Edaplayground

 

Share:
Copyright © VLSI Verification Concepts . Designed by OddThemes