Verilog -> case,casex and casez

December 31, 2020 0

      Hello everyone , i hope you are doing well. In this blog spot we will understand case,casex and casez. we have case statement , then ...

READ MORE

Verilog Example -> Up,Down,Up_Down Counter and display system task in System Veriolg

December 26, 2020 0

    Well in this blog spot we will design Up,Down and Up_Down Counter in Verilog HDL. and also different display functions like $display(),$...

READ MORE